The Gateway to Computer Science Excellence
0 votes

A 4 bit right shift register is shifting the data to the right for every clock pulse. The serial input D is derived by using XOR gates as shown. After 3 clock pulses the content in the register is to be 1010 at Q0Q1Q2Q3. What were the initial contents of the register?

  1. 1100
  2. 1010
  3. 0011
  4. 0101
    I’m getting the answer as 0101 but it’s given 0011
in Digital Logic by Active (3.9k points) | 64 views
It cannot be 0101...

0101--> 1011-->0111--> 1110

0011--> 0110-->1101-> 1010
you did  left shifting i think so

Please log in or register to answer this question.

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,741 questions
57,245 answers
104,614 users