Log In
0 votes

A 4 bit right shift register is shifting the data to the right for every clock pulse. The serial input D is derived by using XOR gates as shown. After 3 clock pulses the content in the register is to be 1010 at Q0Q1Q2Q3. What were the initial contents of the register?

  1. 1100
  2. 1010
  3. 0011
  4. 0101
    I’m getting the answer as 0101 but it’s given 0011
in Digital Logic 151 views
It cannot be 0101...

0101--> 1011-->0111--> 1110

0011--> 0110-->1101-> 1010
you did  left shifting i think so

Please log in or register to answer this question.

Related questions

0 votes
1 answer
a 4 bit serial in parallel out shift register is used with a feedback as shown in figure below the shifting sequences q3 - >q2-> q1- > q0. if the output is initially 0000, the no of clock pulses after which t the output will repeat itself is
asked Dec 31, 2018 in Digital Logic Jyoti Kumari97 238 views
2 votes
1 answer
Three 4 bit shift registers are connected in cascade as shown in figure below. Each register is applied with A 4 bit data 1011 is applied to the shift register 1. What is the minimum number of clock pulses required to get same input data at output are with same clock?
asked Jan 26, 2017 in Digital Logic Pankaj Joshi 2.1k views