3,459 views
1 votes
1 votes

The digital block in the figure is realized using two positive edge triggered flip flops. Assume that for t<t0, Q1=Q2=0.

The correct realization is given by which of the following figures?

1 Answer

0 votes
0 votes
according to given output wave form, o/p should be 1 between t$_0$ and t$_1$ only, remaining it is 0.

note that initially Q$_1$ = Q$_2$ = 0 ===> $\overline{Q_1}$ = 1

if you see the option c and option d,

Before applying the clock pulse, Q$_1$ = 0,

given that, always 1 is provided to the D$_1$-FlipFlop

==> after applying clock pulse, it never generate OUTPUT as 0.

∴ $\overline{Q_1}$ = 0 after applying first clock pulse !

 ===> After first clock pulse onwards D$_2$ = 0 ==> From second clock onwards Q$_2$ = 0

But we have to choose between c and d,

What is the difference between them ?

option c is " positive edge triggered " where option d is " negative edge triggered "

By seeing output waveform, output is raised at t$_0$ positive edge ==> option c is the answer !

Related questions

0 votes
0 votes
2 answers
1
aditi19 asked Nov 20, 2018
620 views
answer is D but I'm getting A. pls tell where am I going wrong?
1 votes
1 votes
1 answer
2
sh!va asked Feb 27, 2017
1,581 views
What is the division factor of the given clock divider circuit?$2$$3$$1.5$$2.5$
2 votes
2 votes
2 answers
3