The Gateway to Computer Science Excellence
0 votes
215 views

 

A CPU has recorded 450 memory references. The CPU has been organized into 2-level of cache memory  L1 and L2 . There are 50 misses and 25 misses in L1 and L2 respectively. The miss penalty from L2 cache to memory is 60 cycles and hit time of L2 cache is 30 cycles. What is the average stall (in cycles) per instruction.?

  1. 20
  2. 40
  3. 80
  4. 32
in CO and Architecture by Active (3.2k points)
edited by | 215 views
0

@Shaik Masthan Could you please help!

+1

some data missing in the question ( Howmany memory references each instruction takes ? )

https://gateoverflow.in/91103/me-flt-4-q-58

still you have problem, then comment !

0

@Shaik Masthan Thanks :)

1 Answer

+1 vote
option A is correct

no of stall stalls per memory access (memory reference)= Miss rate of L1 * Miss penalty of L1 +

                                                                Miss rate of L1 * Miss rate of L2 * Miss penalty of L2

=$(150/450)*30+((50/450)*(25/50))*60 =300/45$ stall

here 3 memory reference / instruction

so stall in one instructions=300*3/45=20
by Boss (10.6k points)
edited by
+1
here 3 memory reference / instruction....how you got this?
0
actually  it is madeeasy test series Q, and they given this thing in question last line, but asker forgot to write in the Q

Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,834 questions
57,821 answers
199,496 comments
108,303 users