The Gateway to Computer Science Excellence
First time here? Checkout the FAQ!
x
0 votes
27 views
A CPU Manufacturer company has two designs p1 and p2 for a synchronous pipeline processor.

P1 has 5 pipeline stages with execution times of 3 ns, 4 ns, 3 ns, 2 ns, 4 ns while the design P2 has 6pipeline stage with 3 ns each (execution time).

The time that can be saved by P2 over P1 for executing 1000 Instructions is _____________ ns.

 iam getting answer 997 but they give 1001
asked in CO & Architecture by Loyal (6.2k points) | 27 views
0
Answer $1001$ is right!.
0

how 

for p1 it has 16 +999*4=4012

for p2 18 +999*3=3015 difference is 997

0
how?
+1

for p1 it has 16 +999*4=4012??

here it will be  5( First instruction will take five stages, here CPI = 5)*4 + 999*4. = 4016.

0
ohhhhhhhhhh   got it

Please log in or register to answer this question.

Related questions

0 votes
1 answer
1
asked Nov 18, 2018 in Compiler Design by manisha11 Active (1.4k points) | 31 views
+2 votes
0 answers
3
asked Jan 6, 2018 in Programming by mohitbawankar Active (4.5k points) | 55 views
0 votes
0 answers
5
asked 1 day ago in CO & Architecture by Shankar Kakde (293 points) | 16 views
0 votes
1 answer
6
asked 4 days ago in CO & Architecture by Shankar Kakde (293 points) | 21 views
0 votes
0 answers
7


Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true

47,080 questions
51,333 answers
177,706 comments
66,675 users