#self doubt all subject

Consider a 5—stage pipeline processor used to execute 200 number of instructions and among those 100 instructions cause 3 stall cycles each. What is the total cycles re...

jayadev

394 views

jayadev asked Feb 3, 2022

CO and Architecture
co-and-architecture
pipelining
stall

+ –

4 votes

1 answer

yes asked Nov 20, 2015

877 views

The ALU, the bus and all the register are identical in size. the instruction "memory write"
The ALU, the bus and all the register are identical in size. The instruction "memory write" has the register transfer interpretation M[(R1)] ← R2. The minimum number of clock cycles needed for execution cycle of this instruction if memory write completion takes 1 cycle is a) 2 b)3 c)4 d)5

The ALU, the bus and all the register are identical in size. The instruction "memory write" has the register transfer interpretation M[(R1)] ← R2. The minimum number...

yes

877 views

yes asked Nov 20, 2015

CO and Architecture
co-and-architecture
data-path

+ –

1 votes

1 answer

neha pawar asked Feb 4, 2015

521 views

while finding true dependency, only sequential dependency will be considered or all dependency will be taken?

neha pawar

521 views

neha pawar asked Feb 4, 2015

CO and Architecture
co-and-architecture

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

in gate exam if nothing specify then what we have to consider for WORD ADRESSABLE…

because as per standard WORD = 2B and in some material its given 1B !!! anyone have an idea?

1 1 comment reply

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

1 1 comment