search
Log In
0 votes
265 views

A Computer uses two level Cache L1 and L2 and in 2000 memory references there are 320 misses in L1 and 150 misses in L2. If Miss penalty of L2 is 300 clock cycles, hit time of L1 is 1 clock cycle and hit time in L2 is 10 clock cycle .What is average memory access time ?

  1. 3.6 cycles
  2. 5.4 cycles
  3. 25.06 cycles
  4. 4.8 cycles 
in CO and Architecture 265 views
0
My approach :-

Tavg = 1 + (320/2000)*10 + (320/2000)*(150/320)*300 = 25.1 cycles

So Answer C

is approach correct.

1 Answer

2 votes
total memory references: 2000

1st check in L1..miss=320 hit=1680

now for 320 misses in L1 check L2..miss=150 hit=170

avg mem acc time=

[1680×1 + 170×(10+1) + 150×(300+10+1) ] ÷ 2000

=25.1

 

 

 

another way to approach is-->

for every 2000 mem acc L1 is accessed

so 1 clk CYCLE..................(a)

for every 320 misses in L1 , L2 is accessed

so 320×10/2000 clk CYCLEs............(b)

for 150 misses in L2 , penalty is 300 clk CYCLEs

so 150×300/2000 clk CYCLEs............(c)

adding a+b+c :

1+3200/200+45000/2000 = 25.1

 

 

ANSWER: C)

Related questions

0 votes
0 answers
1
1.3k views
Consider a two level memory hierarchy L1 (cache) has an accessing time of 10 nsec and main memory has accessing time 100 nsec. Assume the hit ratio read operation is 0.75 and 40% references are for write operation. The average access time for system (in nsec) if it uses write through technique ________. (Upto 1 decimal places) Ans. 67.6
asked Jul 23, 2018 in CO and Architecture Na462 1.3k views
0 votes
0 answers
2
3 votes
0 answers
3
599 views
What has to be the general and final formula for calculating the effective memory access time, taking in consideration the $\alpha$-level page table, TLB hit ratio as $h$, miss ratio as $m$, memory access time as $M$, TLB access time as $T$, page fault ... $x$? There seems to be so many formulae, each different from each other depending on the question.
asked Aug 18, 2017 in CO and Architecture habedo007 599 views
3 votes
1 answer
4
2.9k views
Consider a memory system consists of a single external cache with an access time of 20ns and a hit rate of 0.92, and a main memory with an access time of 60ns. Now we add virtual memory to the system. The TLB is implemented internal to the processor chip and ... table hit ratio is 100% and the page table hit ratio is 50%. What is the effective memory access time of the system with virtual memory?
asked Nov 4, 2016 in CO and Architecture Akriti sood 2.9k views
...