The Gateway to Computer Science Excellence
0 votes
144 views

A Computer uses two level Cache L1 and L2 and in 2000 memory references there are 320 misses in L1 and 150 misses in L2. If Miss penalty of L2 is 300 clock cycles, hit time of L1 is 1 clock cycle and hit time in L2 is 10 clock cycle .What is average memory access time ?

  1. 3.6 cycles
  2. 5.4 cycles
  3. 25.06 cycles
  4. 4.8 cycles 
in CO and Architecture by Loyal (7k points) | 144 views
0
My approach :-

Tavg = 1 + (320/2000)*10 + (320/2000)*(150/320)*300 = 25.1 cycles

So Answer C

is approach correct.
0

1 Answer

+1 vote
total memory references: 2000

1st check in L1..miss=320 hit=1680

now for 320 misses in L1 check L2..miss=150 hit=170

avg mem acc time=

[1680×1 + 170×(10+1) + 150×(300+10+1) ] ÷ 2000

=25.1

 

 

 

another way to approach is-->

for every 2000 mem acc L1 is accessed

so 1 clk CYCLE..................(a)

for every 320 misses in L1 , L2 is accessed

so 320×10/2000 clk CYCLEs............(b)

for 150 misses in L2 , penalty is 300 clk CYCLEs

so 150×300/2000 clk CYCLEs............(c)

adding a+b+c :

1+3200/200+45000/2000 = 25.1

 

 

ANSWER: C)
by (487 points)

Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,737 questions
57,314 answers
198,358 comments
105,085 users