in Digital Logic
152 views
0 votes
0 votes

in Digital Logic
152 views

1 Answer

0 votes
0 votes
Answer is b.

You can think over the problem by taking inputs at each gate every 10nsec. But since the propagation delay of g2 is 20 the other options get eliminated since output V0 is changing before t0+20