1,636 views
0 votes
0 votes

1 Answer

0 votes
0 votes
Things to notice:

1) Given clock is +ve edge triggered whereas the flipflops are negative edge triggered.

2) Presets when active sets the flipflop value to 1 unlike resets which sets it to 0.

3) Pr0,Pr2 initial values are 0,0.

4) Pr1 will become 0 when Complement(clk.Q0.Q2) = 0

 

(Q0,Q1,Q2)

(000)

(100)

(010)

(110)

(001)

(101)

(011)

(111)

(000)

 

Complement(clk.Q0.Q2) = 0 after 5th clock pulse at (1,0,1) and Q0 is changing from 0 to 1 which indicates the cycle is +ve edge triggered.

At this point flip flops values will be reset to 111

So the possible values are (000) -> (100) -> (010) -> (110) -> (001) -> (111) -> (000), so the mod is 6.

Related questions

0 votes
0 votes
1 answer
1
1 votes
1 votes
0 answers
2
sh!va asked Mar 1, 2017
1,163 views
A counter is designed with six stages of flip flops. Determine the output frequency at the last (sixth) stage, when input frequency is $1$ $MHz$.$1$ $MHz$$166$ $KHz$$15.6...
1 votes
1 votes
1 answer
3
GateAspirant999 asked Oct 23, 2016
522 views
A certain JK-FF has propagation delay $t_{pd}=12$ ns. The largest MOD of the counter suc that, the counter can be designed from these FF's which will operate upto 10 MHz ...