True or False:In a uniform delay pipeline stage the execution time of a single instruction is equal to the time for execution of the instruction in non pipelined manner.
Shouldn’t it be false as thought each stage has uniform delay there would be additional buffer delay after each stage of the pipeline so shouldnt it be that it is not equal i.e it is more????