The Gateway to Computer Science Excellence
0 votes
20 views

True or False:In a uniform delay pipeline stage the execution time of a single instruction is equal to the time for execution of the instruction in non pipelined manner.


Shouldn’t it be false as thought each stage has uniform delay there would be additional buffer delay after each stage of the pipeline so shouldnt it be that it is not equal i.e it is more????

in CO and Architecture by Loyal (5.5k points) | 20 views
0
Yes, the statement is false unless it's given that the buffer latency is zero.
0
ya... I also thought that only but they have given it as true..

Please log in or register to answer this question.

Related questions

0 votes
0 answers
2
Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,666 questions
56,154 answers
193,757 comments
93,718 users