search
Log In
0 votes
427 views
Consider a 5 stage pipeline with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Write Back (WB) and Memory Access (MA) having latencies (in ns) 3,8, 5, 6 and 4 respectively. What is average CPl of non-pipeline CPU when speed up achieved by to pipeline is 4?
A. 1.33
B. 1.76
C. 1.14
D. 1.66
in CO and Architecture
closed by
427 views

Related questions

2 votes
1 answer
1
0 votes
2 answers
2
360 views
here why to take stall at the highlighted cell as its OPERAND FORWARDING and unless mentioned its EX-EX and its being followed without stall also, please clarify how to understand where Operand Forwarding is to be applied in such generalized cases., Thanks in advance :)
asked Dec 25, 2018 in CO and Architecture Markzuck 360 views
1 vote
2 answers
3
767 views
A system employs $10$ stage instruction pipeline in which $5$% instruction results in data dependency, $10$% instruction results in control dependency, $2$% instructions results in structural dependency. $10$% instructions are exposed to data and control dependencies. ... dependency and data dependency are $3$ clocks and $2$ clocks respectively. The average instruction time is _______ [in cycles]
asked Dec 16, 2018 in CO and Architecture zeeshanmohnavi 767 views
1 vote
0 answers
4
275 views
The following sequence of instructions is executed in basic 5 stage pipeline ( F D E M W). Assume data dependency is resolved by Operand Forwarding. Load instruction output present at 4th stage and ALU instruction output is at third stage. Assume each stage takes one cycle. How many instructions must be inserted to achieve CPI = 1 by using Operand Forwarding ? A. 3 B. 4 C. 5 D. 6
asked Oct 13, 2018 in CO and Architecture Na462 275 views
...