The Gateway to Computer Science Excellence
0 votes
95 views
Consider the system which has virtual address of 36 bits and physical address of 30 bits and page size of 8
KB, page table entry contain 1 valid bit, 2 protection bit and 1 reference bit. Then the approximate page
table size in (MB) is ________.
in CO and Architecture by Active (2.3k points) | 95 views
+1
hmm i am also going to add that but didnt

21 is real answer but they say 24  ....they take appox. thing too seriously
0
if gate ask this type of question then i think 21 is correct than 24
0
They will specify everything properly..
0

@akash.dinkar12

A page entry should be padded if its not in byte, for 21 bits we should add 3 bits more to make it 3B entry, isn't this is a default thing why they need to specify?

0

@Swapnil Naik

we cannot pad by default , actually here said approximate pte size so they padded

0
Okay got it.
0

I think Page Table Entry should be padded. A similar question was asked in Gate which is as below.

https://gateoverflow.in/739/gate2001-2-21

(Without padding the answer would have been 1.75 MB and using padding the answer is 2 MB) 


Also in many practical implementations, the Page table entry is rounded up as it is said in the below link.

https://stackoverflow.com/questions/47525296/how-is-the-size-of-a-single-page-table-entry-affected-when-the-page-size-changes

+1

Agreed, Memories are word addressable. If the entries are not padded, accessing them will be difficult as the starting point of entry will be in between somewhere in a byte and not at the beginning at byte.

Please log in or register to answer this question.

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,654 questions
56,169 answers
193,882 comments
94,311 users