in CO and Architecture retagged by
572 views
0 votes
0 votes
A DMA controller transfers 32-bit words from an input device to memory in one clock cycle using cycle stealing. The input device transmits data at a rate of 9600 bytes per second. The CPU is fetching and executing instructions at an average rate of 2,000,000 instructions per second (assume 32-bit instructions). The CPU will be slowed down because of the DMA transfer by …………….. percent.

I am getting 0.12 as the answer but they have given 0.24 please check
in CO and Architecture retagged by
572 views

4 Comments

Okay thanks!
0
0

@Somoshree Datta 5

I got ans too 0.12

but my question is why in case of DMA we got cycle stealing, but input device there is no cycle stealing?

 

0
0

maam

Cycle stealing mode is applicable only for DMA transfer.It isnt applicable for data transfer via input device.

0
0

Please log in or register to answer this question.

Related questions