retagged by
450 views
1 votes
1 votes
Q.1 A 32 bit wide main memory unit with a capacity of 4GB is built using 128M *8 bit DRAM .the number of rows of memory cells in the DRAM chip is $2^{12}$ and time require to refresh operation is 20 nsec.total amount of time require to refresh the 4GB DRAM is………..?

Ans-81.92 microsec.

explanation ????
retagged by

1 Answer

0 votes
0 votes
ANS :81.92 microsecond

`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````

now, at a time one refresh operation take one row which means

in this we have 2^12 rows

so 1 refresh operation = 1 row ->20ns

so 2^12 rows=20ns * 2 ^12 =81.96micro second

extra info:

why refresh needed in dram ??

dram stores the capacitor to store the charge as data as there is capacitor so possibilty of lossing the charges will occur hence to avoid data loss we need refresh

Related questions

0 votes
0 votes
0 answers
1
Rajat Agarwal 1 asked Nov 10, 2016
260 views
Why different clock cycle is needed for sending address and control signal . why not in one cycle?
0 votes
0 votes
0 answers
2
0 votes
0 votes
1 answer
3