retagged by
307 views

1 Answer

0 votes
0 votes
5 + 6 + 6.

no. of words in 1 block = 256 B / 4 B = 64  => we need 6 bits for representing words i.e. offset.

cache lines = cache size/block size = 16 KB / 256 B = 64 => we need 6 bits to represent cache lines.

memory is of 128 KB => 17 bits for memory

bits for tag = 17 -6 -6 = 17 -12 = 5.

Related questions

0 votes
0 votes
1 answer
1
Anuranjan asked Mar 17, 2019
242 views
How to improve cache hit rate in case of transfer of element from 2-D array to matrix.? (Consider the column major order in 2D array)
1 votes
1 votes
1 answer
2
Anuranjan asked Mar 13, 2019
262 views
What is meant by cache index? Please state by example.
1 votes
1 votes
1 answer
3
Anuranjan asked Mar 9, 2019
312 views
What does tag number signifies in line in cache?
0 votes
0 votes
0 answers
4
DIYA BASU asked Feb 17, 2019
551 views
Memory is word addressable with 16 bit addressesWord size=16 bitsEach block is of size 16 bits.The cache contains 8 blocks.What is the address division for:1>direct.2>as...