edited by
363 views

1 Answer

0 votes
0 votes
Main memory has 512 words, that means it requires 9 bits to identify each word. The physical address length is 9 bits.

Assuming the cache is a Direct Mapped Cache,

Block is of size 8 words, so you need 3 bits for block offset.

Cache contains 32 words and block size is given as 8 words, that means cache contains 4 blocks. To identify one line/block you need 2 bits.

The remaining bits go for tag, i.e 4 bits.

Related questions

0 votes
0 votes
1 answer
1
Anuranjan asked Mar 17, 2019
243 views
How to improve cache hit rate in case of transfer of element from 2-D array to matrix.? (Consider the column major order in 2D array)
1 votes
1 votes
1 answer
2
Anuranjan asked Mar 13, 2019
262 views
What is meant by cache index? Please state by example.
1 votes
1 votes
1 answer
3
Anuranjan asked Mar 9, 2019
314 views
What does tag number signifies in line in cache?
0 votes
0 votes
0 answers
4
DIYA BASU asked Feb 17, 2019
553 views
Memory is word addressable with 16 bit addressesWord size=16 bitsEach block is of size 16 bits.The cache contains 8 blocks.What is the address division for:1>direct.2>as...