Register

GATE CSE 2019 | Question: 2

• retagged by
12,669 views
29 votes
29 votes

The chip select logic for a certain DRAM chip in a memory system design is shown below. Assume that the memory system has $16$ address lines denoted by $A_{15}$ to $A_0$. What is the range of address (in hexadecimal) of the memory system that can get enabled by the chip select (CS) signal?

  1. C800 to CFFF
  2. CA00 to CAFF
  3. C800 to C8FF
  4. DA00 to DFFF
• retagged by
User Avatar

5 Answers

Page:
Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
2 answers
3
sahil_malik asked Feb 4, 2019
1,048 views
gate 2019
Consider the cache memory size of 16kb, and cache block size is 16 bytes. The processor generates the physical address of 32 bits. Assume the cache is fully associative. What are the TAG and index bits __________ (A) 28 and 4bits (B) 28 and 0bits (C) 24 and 4bits (D) 24 and 0bits
Consider the cache memory size of 16kb, and cache block size is 16 bytes. The processor generates the physical address of 32 bits. Assume the cache is fully associative. ...
User Avatar
11 votes
11 votes
6 answers
4
Arjun asked Feb 7, 2019
5,757 views
GATE CSE 2019 | Question: GA-2
The search engine’s business model ____ around the fulcrum of trust. revolves plays sinks bursts
The search engine’s business model ____ around the fulcrum of trust.revolvesplayssinksbursts
User Avatar
Link Copied!