search
Log In

Digital [closed]

0 votes
54 views

closed with the note: repeated question
in Digital Logic
closed by
54 views

Related questions

3 votes
1 answer
1
361 views
Suppose we are using 4-bit carry lookahead adder modules to build a 64- bit adder with two-level carry lookahead, with ripple carry between the modules. If the delay of a basic gate (AND, OR, NOT) is 2 nanoseconds, the worst-case delay of the 64-bit adder will be ……….. nanoseconds.
asked Aug 13, 2019 in Digital Logic ajaysoni1924 361 views
0 votes
4 answers
2
4 votes
3 answers
3
459 views
What is the time complexity for checking whether an assignment of truth values to variables $x_1,\dots ,x_n$ satisfies a given formula $f(x_1\dots,x_n)$? $O(2^n)$ $O(g(n))$ where $g$ is a polynomial $O(log(n))$ None of the above
asked May 15, 2019 in Digital Logic val_pro20 459 views
0 votes
1 answer
4
299 views
$1)$ Master-Slave FF is designed to avoid race around condition $2)$ Master-Slave FF is used to store $2$ bit information Which of the following statement is correct? What is meaning of $2-bit $ information??
asked May 15, 2019 in Digital Logic srestha 299 views
...