search
Log In
0 votes
311 views

 

in Digital Logic 311 views
0
My doubt is what should be the Input i.e. What should i consider input to the circuit will it be A and B ?
0

Is above diagram correct ?

Please log in or register to answer this question.

Related questions

0 votes
0 answers
1
155 views
How to make ring counter using T flip flop?
asked Mar 26, 2019 in Digital Logic Deepak Kumar 12 155 views
0 votes
0 answers
2
145 views
The delay of NAND and Not gate is 3 and 1ns respectively. And counter is assumed to be 0. If the clock frequency is 500 MHZ,then counter behave as Mod 5 counter Mod 7 counter Mod 6 Counter None
asked Dec 8, 2018 in Digital Logic Na462 145 views
2 votes
1 answer
3
1 vote
1 answer
4
448 views
for a synchronous sequential circuit shown below the output Z is zero for initial condition QA QB QC = QA' QB'QC'=000 the minimum number of clock cycle after which the output Z again become zero is________????
asked Aug 12, 2017 in Digital Logic Hira Thakur 448 views
...