since there are 5 stages in pipelined processor and cycle time is evenly divided into 5 stages
it implies=>
30/5 = 6ns of cycle time per stage
so total cycle time in pipelined processor=6+1=7ns
now total latency time= cycle time of pipeline processor * number of stages
=7 * 5
=35 ns (Answer)