Memory Access Doubt

Question

How many memory accesses are there in this code?

LOAD R1, a(RO)

Answer 1

3 mem refrence is required

 

Comments

@abhishekmehta4u

Fetching doesnot required memory

Am I right?

---

by default instn are in memory . and fetching mean you go to the memory and take starting address of the program . so we need to visit one mem refrence.

---

@abhishekmehta4u

PD is the execute stage 

right?

what about this stage?

---

Where is the "+" coming from?

---

operand fetch stage

---

@Arjun

sir i am assuming instn is base indexed addresing mode.

 

---

R1 <- M[A+ R0]

Can you give reference for any other interpretation than this?

Then, what is "A"?

---

Why do we need pipeline here?

$LOAD$ $ R1, a(RO)$

here $a(R_{0})$ can be indirect addressing mode too

Am I right?

Then loading from memory requires only $1$ memory which added with register value

---

What is "A"?

---

a is not defined, but it is showing like some memory address

it is like this question of hamacher https://gateoverflow.in/308334/carl-hamacher-machine-instruction-and-programs-chapter-%242%24