The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
Facebook Login
or
Email or Username
Password
Remember
Login
Register
|
I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
Morris Mano Edition 3 Exercise 6 Question 15,16 (Page No. 254)
0
votes
82
views
Starting from a state of the state table given below find out the output sequence generated with an input sequence 01110010011.
reduce the same table and repeat the same sequence with the given input sequence. Show that same output is obtained.
digital-logic
sequential-circuit
synchronous-asynchronous-circuits
circuit-output
asked
Apr 4
in
Digital Logic
by
ajaysoni1924
Boss
(
10.5k
points)
|
82
views
answer
comment
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
15.a->f->b->c->e->d->g->h->g->g->h->a
answered
May 13
by
Devvrat Tyagi
(
159
points)
comment
0
it is state transition not a output sequence.out sequence will be in term of 0 and 1.
Please
log in
or
register
to add a comment.
← Prev. Qn. in Sub.
Next Qn. in Sub. →
← Prev.
Next →
Related questions
+1
vote
1
answer
1
Morris Mano Edition 3 Exercise 6 Question 14 (Page No. 254)
Reduce the number of states in the following state table and tabulate the reduced state table.
asked
Apr 4
in
Digital Logic
by
ajaysoni1924
Boss
(
10.5k
points)
|
55
views
digital-logic
sequential-circuit
synchronous-asynchronous-circuits
circuit-output
0
votes
0
answers
2
Morris Mano Edition 3 Exercise 6 Question 13 (Page No. 254)
Starting from state 00 in the state transition diagram of the figure. Determine the state transitions and output sequence that will be generated when the input sequence of 010110111011110 is applied.
asked
Apr 4
in
Digital Logic
by
ajaysoni1924
Boss
(
10.5k
points)
|
28
views
digital-logic
sequential-circuit
circuit-output
synchronous-asynchronous-circuits
0
votes
0
answers
3
Morris Mano Edition 3 Exercise 6 Question 19 (Page No. 254)
Convert a D flip-flop to JK flip-flop by including input gates to the D flip-flop. The gates need for the input of the D flip-flop can be determined by means of the sequential circuit design procedure. The sequential circuit to be considered will have one D flip-flop and two inputs, J and K.
asked
Apr 4
in
Digital Logic
by
ajaysoni1924
Boss
(
10.5k
points)
|
41
views
digital-logic
sequential-circuit
synchronous-asynchronous-circuits
flip-flop
0
votes
0
answers
4
Morris Mano Edition 3 Exercise 6 Question 18 (Page No. 254)
Analyze the circuit in the following figure and show that it is equivalent to T flip-flop.
asked
Apr 4
in
Digital Logic
by
ajaysoni1924
Boss
(
10.5k
points)
|
20
views
digital-logic
sequential-circuit
flip-flop
synchronous-asynchronous-circuits
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Linear Algebra Important Points
GATE 2020
OFFICIAL GATE MOCK TEST RELEASED
IIITH: Winter Research Admissions 2019 (For Spring 2020)
TIFR and JEST exam
All categories
General Aptitude
1.9k
Engineering Mathematics
7.5k
Digital Logic
2.9k
Programming and DS
4.9k
Algorithms
4.3k
Theory of Computation
6.2k
Compiler Design
2.1k
Operating System
4.5k
Databases
4.1k
CO and Architecture
3.4k
Computer Networks
4.1k
Non GATE
1.5k
Others
1.5k
Admissions
595
Exam Queries
576
Tier 1 Placement Questions
23
Job Queries
72
Projects
17
Follow @csegate
Recent Blog Comments
i also don't have any pdf, actually, I added the...
i don't have , if you have upload it
@mohan123 Do you have all standard book...
bro can be upload all standard book questions in...
it'll take 3-4 days but for most purpose you can...
50,648
questions
56,430
answers
195,211
comments
99,927
users