Register

Morris Mano Edition 3 Exercise 7 Question 16 (Page No. 304)

329 views
0 votes
0 votes
A flip-flop has 10 nanosecond delay from the time its CP input goes from 1 to 0 to the time the output is complemented. What is the maximum delay in the 10-bit binary ripple counter that uses these flip-flop? What is the maximum frequency the counter can operate reliably.
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
0 answers
2
ajaysoni1924 asked Apr 6, 2019
525 views
Morris Mano Edition 3 Exercise 7 Question 22 (Page No. 304)
verify the flip-flop input functions of the synchronous BCD counter specified in the table given below. Draw the logic diagram of the BCD counter and include a count enable control input.
verify the flip-flop input functions of the synchronous BCD counter specified in the table given below. Draw the logic diagram of the BCD counter and include a count enab...
User Avatar
0 votes
0 votes
0 answers
3
ajaysoni1924 asked Apr 6, 2019
484 views
Morris Mano Edition 3 Exercise 7 Question 21 (Page No. 304)
Modify the counter given in the figure so that when both the up and down control inputs are equal to 1. the counter does not change state, but remains in the same count.
Modify the counter given in the figure so that when both the up and down control inputs are equal to 1. the counter does not change state, but remains in the same count.
User Avatar
0 votes
0 votes
0 answers
4
ajaysoni1924 asked Apr 6, 2019
181 views
Morris Mano Edition 3 Exercise 7 Question 20 (Page No. 304)
Design a 4-bit binary synchronous counter with D flip-flops.
Design a 4-bit binary synchronous counter with D flip-flops.
User Avatar
Link Copied!