The Gateway to Computer Science Excellence
For all GATE CSE Questions
Toggle navigation
Facebook Login
or
Email or Username
Password
Remember
Login
Register
|
I forgot my password
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
PIPELINING.
0
votes
46
views
How to find number of stall cycles and branch penalty & CPI in a branched instruction pipelining?
#computer
co-and-architecture
asked
May 21
in
CO and Architecture
by
Ritabrata Dey
(
53
points)
|
46
views
answer
comment
+1
https://gateoverflow.in/295849/madeeasytest
https://gateoverflow.in/294470/made-easy
these may help
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Prev. Qn. in Sub.
Next Qn. in Sub. →
← Prev.
Next →
Related questions
0
votes
0
answers
1
made easy mock 1 q63
ANY BODY TRY OUT I GOT 4/11 = 0.36
asked
Jan 1
in
CO and Architecture
by
CHïntän ÞäTël
(
217
points)
|
61
views
#made-easy-test-series
#computer
co-and-architecture
0
votes
1
answer
2
Virtual Gate Test Series: CO & Architecture - Pipelining
Consider the unpipelined machine with $10$ ... overhead to the clock. _____________ times speed up in the instruction execution rate is gained from a pipeline.
asked
Jan 26
in
CO and Architecture
by
jatin khachane 1
Loyal
(
7.3k
points)
|
56
views
co-and-architecture
pipelining-speedup
virtual-gate-test-series
0
votes
0
answers
3
Made easy test series pipelining
Consider a 5 stage pipeline with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Write Back (WB) and Memory Access (MA) having latencies (in ns) 3,8, 5, 6 and 4 respectively. What is average CPl of non-pipeline CPU when speed up achieved by to pipeline is 4? A. 1.33 B. 1.76 C. 1.14 D. 1.66
asked
Jan 23
in
CO and Architecture
by
Ram Swaroop
Active
(
4.7k
points)
|
242
views
made-easy-test-series
co-and-architecture
pipelining
+2
votes
1
answer
4
MadeEasy Test Series 2019: CO & Architecture - Pipelining
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)
asked
Jan 16
in
CO and Architecture
by
Satbir
Boss
(
21.8k
points)
|
145
views
co-and-architecture
pipelining
made-easy-test-series
madeeasy-testseries-2019
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
ECIL Interview Experience
Linear Algebra Important Points
GATE 2020
OFFICIAL GATE MOCK TEST RELEASED
IIITH: Winter Research Admissions 2019 (For Spring 2020)
All categories
General Aptitude
1.9k
Engineering Mathematics
7.5k
Digital Logic
2.9k
Programming and DS
4.9k
Algorithms
4.3k
Theory of Computation
6.2k
Compiler Design
2.1k
Operating System
4.5k
Databases
4.1k
CO and Architecture
3.4k
Computer Networks
4.1k
Non GATE
1.5k
Others
1.5k
Admissions
595
Exam Queries
576
Tier 1 Placement Questions
23
Job Queries
72
Projects
17
Follow @csegate
Recent Blog Comments
Not really. It was excluding shipping I guess....
Ok sir. Actually pricing on Flipkart is 200 less...
NO.
Is this application open for 2020 graduates i.e....
@Ayush Upadhyaya sir any approximate idea...
50,645
questions
56,617
answers
195,897
comments
102,350
users