The Gateway to Computer Science Excellence

For all GATE CSE Questions

- Facebook Login
- or
- - Email or Username
  - Password
  - Remember
  - Register | I forgot my password

Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams

PIPELINING.

0 votes

61 views

How to find number of stall cycles and branch penalty & CPI in a branched instruction pipelining?

#computer
co-and-architecture

asked May 21, 2019 in CO and Architecture by Ritabrata Dey (53 points) | 61 views

+1

https://gateoverflow.in/295849/madeeasytest

https://gateoverflow.in/294470/made-easy

these may help

commented May 21, 2019 by Satbir Boss (25.1k points)

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

← Prev. Qn. in Sub. Next Qn. in Sub. →

← Prev. Next →

Related questions

0 votes

0 answers

1

made easy mock 1 q63
ANY BODY TRY OUT I GOT 4/11 = 0.36

asked Jan 1, 2019 in CO and Architecture by CHïntän ÞäTël (217 points) | 65 views

#made-easy-test-series
#computer
co-and-architecture

0 votes

1 answer

2

Virtual Gate Test Series: CO & Architecture - Pipelining
Consider the unpipelined machine with $10$ ... overhead to the clock. _____________ times speed up in the instruction execution rate is gained from a pipeline.

asked Jan 26, 2019 in CO and Architecture by jatin khachane 1 Loyal (7.6k points) | 66 views

co-and-architecture
pipelining-speedup
virtual-gate-test-series

0 votes

0 answers

3

Made easy test series pipelining
Consider a 5 stage pipeline with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Write Back (WB) and Memory Access (MA) having latencies (in ns) 3,8, 5, 6 and 4 respectively. What is average CPl of non-pipeline CPU when speed up achieved by to pipeline is 4? A. 1.33 B. 1.76 C. 1.14 D. 1.66

asked Jan 23, 2019 in CO and Architecture by Ram Swaroop Loyal (5.7k points) | 309 views

made-easy-test-series
co-and-architecture
pipelining

+2 votes

1 answer

4

MadeEasy Test Series 2019: CO & Architecture - Pipelining
5 stage pipeline → 3,6,5,8,4 latencies(in ns).What is average CPI of non pipelined CPU when speed up achieved by to pipeline is 4 ? (ans = 1.23)

asked Jan 16, 2019 in CO and Architecture by Satbir Boss (25.1k points) | 178 views

co-and-architecture
pipelining
made-easy-test-series
madeeasy-testseries-2019

Quick search syntax

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

Recent Posts

PSUs Recruitment
ISRO Recruitment
BARC Recruitment
GATE CSE: All NITs Admissions
GATE CSE: IIT Hyderabad Admissions

All categories
General Aptitude 1.9k
Engineering Mathematics 7.6k
Digital Logic 2.9k
Programming and DS 4.9k
Algorithms 4.4k
Theory of Computation 6.2k
Compiler Design 2.1k
Operating System 4.5k
Databases 4.1k
CO and Architecture 3.4k
Computer Networks 4.2k
Non GATE 1.4k
Others 1.5k
Admissions 595
Exam Queries 573
Tier 1 Placement Questions 23
Job Queries 72
Projects 18

Follow @csegate

Recent Blog Comments

They removed it,please create some poll or...
Did not find... post the link here
Please update your marks in gate overflow fb...
For CIL
instead of O(n^2) they given O(v^2) how can you...

Lightbox

50,834 questions

57,852 answers

199,512 comments

108,375 users

Send feedback
My Marks
College Prediction
Useful Links
FAQ
Corrections
Discuss
Copyright
Request
Testimonials
Chat Logs
Chat
Badges
Search tips
Exam Category
Blog Category
Blog Tags
Privacy

Donut Theme with by Amiya Sahu

Powered by Question2Answer

GATE Overflow