Register

No of bits required to encode instructions

630 views
0 votes
0 votes
A computer has the following ISA and description -

LOAD and STORE instructions capable of storing data from the accumulator to memory locations with indirect mode taking the argument as a register

MOV capable of copying data from one register to another

ADD and SUB capable of adding contents of argument reg to accumulator

 

LI stores a given 7 bit argument to accumulator

3 different unconditional branch instructions taking 5 bit offset

Min no of bits required to encode all the instructions above ??
 

 

Is it 4 bits ??
User Avatar

1 Answer

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
A_i_$_h asked Sep 15, 2017
522 views
bits to encode
Assume that there are 251 different opcode and 32 registers in the machine.Every instruction has 3 register as input and 1 register as output[opcode , R1 , R2 , R3 , R4].The number of bits to encode an instruction
Assume that there are 251 different opcode and 32 registers in the machine.Every instruction has 3 register as input and 1 register as output[opcode , R1 , R2 , R3 , R4]....
User Avatar
1 votes
1 votes
1 answer
2
rahuldb asked Nov 17, 2016
1,188 views
Execute the following instructions where R0 is of 8 bits and its content is 11001011.
Execute the following instructions where R0 is of 8 bits and its content is 11001011. i)LshiftL #2,R0 ii)AshiftR #1,R0
Execute the following instructions where R0 is of 8 bits and its content is 11001011.i)LshiftL #2,R0ii)AshiftR #1,R0
User Avatar
0 votes
0 votes
0 answers
3
rahuldb asked Nov 17, 2016
624 views
A computer has 70 instructions. For executing each instructin max steps required are 18...
A computer has 70 instructions. For executing each instructin max steps required are 18.What will be the specification of instruction and step counter decoder used in hardwired control unit design?
A computer has 70 instructions. For executing each instructin max steps required are 18.What will be the specification of instruction and step counter decoder used in har...
User Avatar
3 votes
3 votes
1 answer
4
hem chandra joshi asked Aug 17, 2017
16,525 views
How many total bits are required for a direct mapped cache with 16 KB of...?
How many total bits are required for a direct mapped cache with 16 KB of data and 4-word blocks , assuming a 32-bit address ?
How many total bits are required for a direct mapped cache with 16 KB of data and 4-word blocks , assuming a 32-bit address ?
User Avatar
Link Copied!