1,665 views
6 votes
6 votes
Suppose we are using 4-bit carry lookahead adder modules to build a 64- bit adder with two-level carry lookahead, with ripple carry between the modules. If the delay of a basic gate (AND, OR, NOT) is 2 nanoseconds, the worst-case delay of the 64-bit adder will be ……….. nanoseconds.

1 Answer

1 votes
1 votes
Answer is 24.

Basic gate delay δ = 2 nsec

Delay of the 2-level 64-bit carry lookahead adder will be

TCLA = (6 + 2 ceiling{log4 64} ) δ = 12 δ = 12 x 2nsec = 24 nsec

Related questions

1 votes
1 votes
1 answer
1
rsansiya111 asked Dec 2, 2021
297 views
what is the decimal equivalent of ${{(1221)}}_{3}$${{(50)}}_{10}$${{(53)}}_{10}$${{(52)}}_{10}$${{(51)}}_{10}$
1 votes
1 votes
3 answers
2
rsansiya111 asked Dec 2, 2021
965 views
if 93 /4 = 23, the base of the number system is 891011
1 votes
1 votes
0 answers
3
Amit puri asked Dec 17, 2021
631 views
The answer given is XOR Gate . Please explain
0 votes
0 votes
0 answers
4
Amit puri asked Dec 28, 2021
273 views
Please post the solution answer is option B.