search
Log In
3 votes
336 views
Suppose we are using 4-bit carry lookahead adder modules to build a 64- bit adder with two-level carry lookahead, with ripple carry between the modules. If the delay of a basic gate (AND, OR, NOT) is 2 nanoseconds, the worst-case delay of the 64-bit adder will be ……….. nanoseconds.
in Digital Logic 336 views
0

ripple carry between the modules

means?? 

1 Answer

0 votes
Answer is 24.

Basic gate delay δ = 2 nsec

Delay of the 2-level 64-bit carry lookahead adder will be

TCLA = (6 + 2 ceiling{log4 64} ) δ = 12 δ = 12 x 2nsec = 24 nsec

Related questions

0 votes
1 answer
1
268 views asked Dec 31, 2018 in CO and Architecture amitqy 268 views
1 vote
0 answers
2
194 views asked May 9, 2019 in Operating System Hirak 194 views
0 votes
0 answers
3
153 views
/* sizeof(int)=4; sizeof(float)=8; sizeof(unsigned char)=1 ; */ What is the output of the following program ? #include<iostream> #include<stdio.h> using namespace std; int main(){ union Data{ int i; float f; unsigned char str[20]; }data; printf("size =%d\n",sizeof(data)); data.i=10; data.f=220.5; printf("data.i: %d\n",data.i); return 0; }
asked Sep 10, 2018 in Programming rishabhgupta12 153 views
2 votes
1 answer
4
100 views
1 point The variable turn can have values 0 or 1 Void Process (i) { while(1) { //Non-critical section While (turn!=i); // Critical section turn = j; } } The above code does not provide 1. Mutual exclusion 2. Progress 3. Bounded wait 4. None of these
asked Oct 14, 2017 in Operating System gulsanchouhan 100 views
...