618 views
1 votes
1 votes

You are given the following data about a virtual memory system:

  1. The $TLB$ can hold $1024$ entries and can be accessed in $1$ clock cycle $(1\: nsec).$ 
  2. A page table entry can be found in $100$ clock cycles or $100\: nsec.$ 
  3. The average page replacement time is $6\: msec.$

If page references are handled by the $TLB\:\: 99\%$ of the time, and only $0.01\%$ lead to a page fault, what is the effective address-translation time?

2 Answers

1 votes
1 votes

The question is asking about only effective address-translation time i.e time required to calculate physical address of the page in main memory.

$\therefore$ Effective address-translation time = $0.99(1) + 0.01(0.99(1+100) + 0.01(1+100+6000000))=602ns$

0 votes
0 votes
$0.99(1+100)$+   $0.01(1+100+ 0.01(100+6000000))$ $ns$

$=702$ $ns$
edited by

Related questions

0 votes
0 votes
1 answer
4