The Gateway to Computer Science Excellence
0 votes

You are given the following data about a virtual memory system:

  1. The $TLB$ can hold $1024$ entries and can be accessed in $1$ clock cycle $(1\: nsec).$ 
  2. A page table entry can be found in $100$ clock cycles or $100\: nsec.$ 
  3. The average page replacement time is $6\: msec.$

If page references are handled by the $TLB\:\: 99\%$ of the time, and only $0.01\%$ lead to a page fault, what is the effective address-translation time?

in Operating System by Veteran (58.8k points) | 11 views

Please log in or register to answer this question.

Related questions

Quick search syntax
tags tag:apple
author user:martin
title title:apple
content content:apple
exclude -tag:apple
force match +apple
views views:100
score score:10
answers answers:2
is accepted isaccepted:true
is closed isclosed:true
50,737 questions
57,291 answers
104,889 users