402 views
0 votes
0 votes

Figure $5-3(b)$ shows one way of having memory-mapped I/O even in the presence of separate buses for memory and I/O devices, namely, to first try the memory bus and if that fails try the I/O bus. A clever computer science student has thought of an improvement on this idea: try both in parallel, to speed up the process of accessing I/O devices. What do you think of this idea?

Please log in or register to answer this question.

Related questions

4 votes
4 votes
2 answers
3
admin asked Oct 28, 2019
2,157 views
A DMA controller has five channels. The controller is capable of requesting a $32$-bit word every $40\: nsec.$ A response takes equally long. How fast does the bus have t...
0 votes
0 votes
0 answers
4