Answer: D) 1,2 and 3.
Data bus capability - Larger data bus implies a bigger operand can be brought in less no of cycles.
Address scheme - Larger address size implies more no of words can be stored in RAM/Cache thus fewer misses.
Clock speed - More cycles per second implies faster operation.