Register

UGC NET CSE | December 2007 | Part 2 | Question: 46

• edited by
216 views
0 votes
0 votes

Given a parallel algorithm $A$ with computation time $t$, if parallel algorithm $A$ performs $m$ computational operation, then $p$ processors can execute algorithm $A$ in time given by :

  1. $t/p$

  2. $mt/p$

  3. $t+(m-t)/p$

  4. $(m-t)/p$

• edited by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
go_editor asked Mar 28, 2020
269 views
UGC NET CSE | December 2007 | Part 2 | Question: 6
A $WFF$ that is equivalent to the $WFF$ $x=> y$ is : $y=>x$ ~$y=>x$ ~$y=>$ ~$x$ $y=>$ ~$x$
A $WFF$ that is equivalent to the $WFF$ $x= y$ is :$y=>x$~$y=>x$~$y=>$ ~$x$$y=>$ ~$x$
User Avatar
0 votes
0 votes
1 answer
2
go_editor asked Mar 28, 2020
647 views
UGC NET CSE | December 2007 | Part 2 | Question: 9
The dual of the switching function $F=x+yz$ is given by : $\text{x+yz}$ $\text{x(y+z)}$ $\text{(~x)+(~y)(~z)}$ $\text{(~x)((~y)+(~z))}$
The dual of the switching function $F=x+yz$ is given by :$\text{x+yz}$$\text{x(y+z)}$$\text{(~x)+(~y)(~z)}$$\text{(~x)((~y)+(~z))}$
User Avatar
0 votes
0 votes
1 answer
3
go_editor asked Mar 28, 2020
278 views
UGC NET CSE | December 2007 | Part 2 | Question: 10
Amongst the logic families $DTL, TTL, ECL$ and $CMOS$, the family with the least power dissipation is : $CMOS$ $DTL$ $TTL$ $ECL$
Amongst the logic families $DTL, TTL, ECL$ and $CMOS$, the family with the least power dissipation is :$CMOS$$DTL$$TTL$$ECL$
User Avatar
Link Copied!