recategorized by
1,193 views

1 Answer

0 votes
0 votes

ONLY 2 state require

  1. EVEN:-output is 1 when even number of 1
  2. ODD:-output is 0 whn odd number of 1.

Option C

 

Answer:

Related questions

1 votes
1 votes
3 answers
1
admin asked Apr 2, 2020
1,280 views
If a clock with time period $“T”$ is used with $n$ stage shift register, then output of final stage will be delayed by$nT$ sec$(n-1)T$ sec$n/T$ sec$(2n-1)T$ sec
1 votes
1 votes
1 answer
2
admin asked Apr 2, 2020
1,768 views
Odd parity of word can be conveniently tested by OR gateAND gateNOR gateXOR gate
1 votes
1 votes
2 answers
3
admin asked Apr 2, 2020
740 views
If the input $\text{J}$ is connected through $\text{K}$ input of $\text{J-K}$, then flip-flop will behave as a D type flip-flopT type flip-flopS-R flip-flopToggle switch
1 votes
1 votes
1 answer
4
admin asked Apr 2, 2020
1,861 views
To build a mod-$19$ counter the number of flip-flop required is$3$$5$$7$$8$