# Gmr in multilevel caches

0 votes
187 views
1.What are global miss rate and local miss rates in two level cache.

Lmr is no. of misses on cache / total no. Of access to the cache

Gmr is no. of misses on cache / total no. Of cpu generated ref.

2.Global miss rate of both levels of caches will be same or different?

3.What is no. Of stalls created per instruction in two level cache?(formula?)

I understood what lmr of any cache is.

but gmr is quite confusing.

For better understanding  lets take an eg.

Cpu generates 10 mem. Ref.

L1 is closed to cpu then l2 and then main memory. So l1 is lower level and l2 is higher level. 6 mem. Ref. Are found in l1 and for remaining 4 mem. Ref. L2 is accessed.  and only 2 mem. Ref. Are found in l2.

edited

## Related questions

1 vote
2 answers
1
807 views
What is virtual indexed cache? How is it different from physical indexed cache? What is virtually indexed physical tagged cache? If possible point me to proper resources.
0 votes
0 answers
2
340 views
$h_1→L1$ hit ratio $h_2→L2$ hit ratio $C_1→ L1$ access time $C_2→$Miss penalty to transfer information from L2 to L1 $M→$ ... them as highlighted in red. Is my equation correct or book's equation. Or something more is going on here, which I am unaware of?
0 votes
0 answers
3
68 views
What events happen when we say that a cache at level i is accessed? (I am able to use the cache formulas as given in textbooks and also most of the times, I arrive at the correct answer, but I want to fully understand the basic details.) My understanding is the following ... in the access duration? Do we include any extra time for STORING the data in the level (i-1)th cache as is done here ?
0 votes
0 answers
4
123 views
Why can't we have n-levels of cache ?