Register

GATE Overflow Test Series | Mixed Subjects | Test 2 | Question: 17

115 views
2 votes
2 votes

In an SR latch made by cross-coupling two NOR gates, both $S$ and $R$ inputs are set to $1$, and then both are again set to $0$ after the output is stabilized. This will result in the output

  1. No change
  2. $Q = 1, Q' = 0$
  3. $Q = 0, Q' = 1$
  4. Indeterminate state
User Avatar

1 Answer

1 votes
1 votes
When both the inputs of an SR latch made by cross-coupling two NOR gates are set to $1,$
the output remains the same. If both the inputs are set to $1,$ the output is $Q = Q' = 0$ and this is a forbidden state. From this state, if $S = R = 0$ is done, we reach an indeterminate state (output varies depending on which of $S$ or $R$ is processed first)
User Avatar
Voting & Accepting an answer helps improve the community
Answer:
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
1 answer
1
gatecse asked Aug 30, 2020
184 views
GATE Overflow Test Series | Mixed Subjects | Test 2 | Question: 1
A switch-tail ring counter is made using a single $T$ flip flop. The resulting circuit is equivalent to: SR flip flop JK flip flop T flip flop None of the above
A switch-tail ring counter is made using a single $T$ flip flop. The resulting circuit is equivalent to:SR flip flopJK flip flopT flip flopNone of the above
User Avatar
1 votes
1 votes
1 answer
2
gatecse asked Aug 30, 2020
112 views
GATE Overflow Test Series | Mixed Subjects | Test 2 | Question: 6
The following JK flip flop circuit is initially set and then clocked for $4$ clock pulses. The output sequence will be ________ $0100$ $1010$ $0110$ $0101$
The following JK flip flop circuit is initially set and then clocked for $4$ clock pulses. The output sequence will be ________$0100$$1010$$0110$$0101$
User Avatar
1 votes
1 votes
1 answer
3
gatecse asked Aug 30, 2020
47 views
GATE Overflow Test Series | Mixed Subjects | Test 2 | Question: 9
Which of the following gates are represented by the below two logic circuits? NAND, NOR AND, OR XOR, XNOR NOR, NAND
Which of the following gates are represented by the below two logic circuits?NAND, NORAND, ORXOR, XNORNOR, NAND
User Avatar
Link Copied!