search
Log In

Counter [closed]

2 votes
485 views
A dual - slope analog to digital converter uses a N- bit counter,when input signal Va is being integrated ,the counter is allowed to count up to a value

a) 2^N -2

b)2^N-1

c) Proportional to Va

d)inversely proportional to Va
closed with the note: not related to computer science
in Digital Logic
closed by
485 views

1 Answer

0 votes
For a dual slope ADC, the counter has a gated clock. The output voltage of integrator will rise upto T1 seconds with a positive slope of (-Va/RC). Va is assumed to  be negative so that this slope is positive. Under this assumption, Vref is negative.

Now if Va increases, the slope increases. Therefore time to reach peak value T1 reduces. We know the counter starts counting from 0 until time T1. So if T1 reduces, the number of counts taken is also reduced. Therefore the number of counts is inversely proportional to Va. Hence option (D).
0

Is this question related to computer science as you are talking about ADC??

Related questions

0 votes
0 answers
1
97 views
Which of the following statements is/are Correct ? A. AND and NOT gate are not necessary but sufficient for realization of any Logic function. B. OR and NOT gate are not necessary but sufficient for realization of any Logic function. C. NOR gates are necessary and sufficient for realization of any logic function. D. Both (a) and (b)
asked Oct 12, 2018 in Digital Logic Na462 97 views
1 vote
0 answers
2
0 votes
1 answer
3
1.6k views
In the circuit shown below, the propagation delay of each NOT gate is 2 nsec, then the time period of generated square wave is - I think it should be 22ns but it is given 20ns Suppose at time 0 the output at last FF ( right most FF) is 0 Then at time 12 nsec output will change ... at last FF will change from 1 to 0 at 22nsec. So, the output changes 0 -> 1 -> 0 in 22nsec. Where I am doing wrong.
asked Oct 29, 2017 in Digital Logic Shubhanshu 1.6k views
3 votes
2 answers
4
...