Is this question related to **computer science **as you are talking about **ADC??**

The Gateway to Computer Science Excellence

0 votes

For a dual slope ADC, the counter has a gated clock. The output voltage of integrator will rise upto T1 seconds with a positive slope of (-Va/RC). Va is assumed to be negative so that this slope is positive. Under this assumption, Vref is negative.

Now if Va increases, the slope increases. Therefore time to reach peak value T1 reduces. We know the counter starts counting from 0 until time T1. So if T1 reduces, the number of counts taken is also reduced. Therefore the number of counts is inversely proportional to Va. Hence option (D).

Now if Va increases, the slope increases. Therefore time to reach peak value T1 reduces. We know the counter starts counting from 0 until time T1. So if T1 reduces, the number of counts taken is also reduced. Therefore the number of counts is inversely proportional to Va. Hence option (D).

- All categories
- General Aptitude 1.9k
- Engineering Mathematics 7.5k
- Digital Logic 2.9k
- Programming and DS 4.9k
- Algorithms 4.4k
- Theory of Computation 6.2k
- Compiler Design 2.1k
- Databases 4.1k
- CO and Architecture 3.4k
- Computer Networks 4.2k
- Non GATE 1.4k
- Others 1.4k
- Admissions 595
- Exam Queries 573
- Tier 1 Placement Questions 23
- Job Queries 72
- Projects 18

50,737 questions

57,284 answers

198,184 comments

104,863 users