Register

William Stallings - Computer Organization and Architecture D

• retagged by
308 views
0 votes
0 votes
A computer system contains a main memory of 32KB. It also has a 4KB cache divided into four-lines/set with 64B per line. Assume that the
cache is initially empty. The processor fetches words from locations 0, 1, 2, . . ., 4351 in that order. It then repeats this fetch sequence nine
more times. The cache is 10 times faster than main memory. Estimate the improvement resulting from the use of the cache. Assume an LRU
policy for block replacement. Show the state of cache at the end.
• retagged by
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
1 answer
3
iabhay.gupta asked Dec 11, 2022
656 views
Computer Organization and architecture
Consider a hypothetical processor which supports expand opcode technique. A 32 bit instruction is place in 256MW memory. If there exist 10, one address instruction then how many zero-address instruction are possible.
Consider a hypothetical processor which supports expand opcode technique. A 32bit instruction is place in 256MW memory. If there exist 10, one address instructionthen how...
User Avatar
1 votes
1 votes
0 answers
4
kidussss asked Sep 1, 2022
306 views
Computer organization and architecture
1. In memory hierarchy the fattest memory type is cache memory next to register. So describe mapping process(transformation data from memory to cache memory)
1. In memory hierarchy the fattest memory type is cache memory next to register. So describe mapping process(transformation data from memory to cache memory)
User Avatar
Link Copied!