Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
testseries
Abhishek tarpara
asked
in
CO and Architecture
Dec 1, 2021
47
views
0
votes
0
votes
Direct mapped cache, may produce more misses if programs refers to memory words that occupy a same tag value??
is this statement is correct or not??? give a reason??
cache-memory
test-series
co-and-architecture
made-easy-test-series
Abhishek tarpara
asked
in
CO and Architecture
Dec 1, 2021
by
Abhishek tarpara
47
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
1
Answer
0
votes
0
votes
Incorrect
Direct Mapped cache produces miss only if programs refers to memory words that occupy a same Block number.
aaaakash001
answered
Nov 5, 2022
by
aaaakash001
comment
Follow
share this
0 Comments
Please
log in
or
register
to add a comment.
← Previous
Next →
← Previous in category
Next in category →
Related questions
2
votes
2
votes
2
answers
1
LRU
asked
in
CO and Architecture
Nov 5, 2021
325
views
Applied Test Series
Consider the following memories with their miss rates and hit times Then the average memory access time is ______ (in ns)
LRU
asked
in
CO and Architecture
Nov 5, 2021
by
LRU
325
views
test-series
co-and-architecture
cache-memory
effective-memory-access
3
votes
3
votes
1
answer
2
LRU
asked
in
CO and Architecture
Oct 8, 2021
345
views
Applied Test Series
Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size. Assume a four-way set-associative cache with a tag field in the address of 9 bits. The total number of cache lines/ blocks in the cache are_____
LRU
asked
in
CO and Architecture
Oct 8, 2021
by
LRU
345
views
test-series
co-and-architecture
cache-memory
1
vote
1
vote
2
answers
3
garimanand
asked
in
CO and Architecture
Oct 8, 2018
271
views
CO TEST
garimanand
asked
in
CO and Architecture
Oct 8, 2018
by
garimanand
271
views
co-and-architecture
cache-memory
numerical-answers
test-series
4
votes
4
votes
0
answers
4
thepeeyoosh
asked
in
CO and Architecture
Jan 11, 2018
349
views
CO: Memory
thepeeyoosh
asked
in
CO and Architecture
Jan 11, 2018
by
thepeeyoosh
349
views
co-and-architecture
cache-memory
test-series
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
All India GO Classes Mock test
NTA UGC NET JRF December 2022 Apply Online Form 2023
Life happens, just chill and do hardwork
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.8k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
Eligibility Criteria: Discipline of...
4-year B.Tech./B.E. degree or a MSc./MCA degree...
I am not sure about others but I would pay 2X...
@DebRC Yes. This, time stamp and comparing...
Small feedback for next year. It would be great...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy