Register

Applied Test Series

723 views
1 votes
1 votes

Consider a machine with a byte addressable main memory of 216 bytes and block size

of 8 bytes. Assume that a 2-way associative cache consisting of 32 lines is used with this machine. A 16-bit memory address divided into tag, set number, and byte number. 

For the following sequence of addresses the number of misses are____  

0001 0001 0001 1011

1100 0011 0011 0100

1101 0000 0001 1101

1010 1010 1010 1010

User Avatar

1 Answer

Best answer
3 votes
3 votes

Since each set hold 2 blocks as it is 2 way set associative mapping , number of misses possible is 4 and all of them are compulsory misses.  

• selected by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
0 answers
1
LRU asked Jan 14, 2022
371 views
Applied Test Series
Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size. Assume a four-way set-associative cache with a tag field in the address of 9 bits. The total number of cache lines/ blocks in the cache are_____
Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size. Assume a four-way set-associative cache with...
User Avatar
1 votes
1 votes
1 answer
2
LRU asked Dec 4, 2021
386 views
Applied Test Series
The cache takes 2 cycles to access and has a 5% miss rate, main memory takes 100 cycles to access and has an 8% miss rate, and the disk takes 10,000 cycles to access. The average memory access time for a given system is____ (in cycles)
The cache takes 2 cycles to access and has a 5% miss rate, main memory takes 100 cycles to access and has an 8% miss rate, and the disk takes 10,000 cycles to access. The...
User Avatar
1 votes
1 votes
1 answer
3
LRU asked Dec 4, 2021
415 views
Applied Test Series
A cache memory system with capacity of N words and block size of B words is to be designed. If it is designed as a direct mapped cache, the length of the TAG field is 14 bits. If it is designed as a 4-way set associative cache, the length of the TAG field will be ………… bits.
A cache memory system with capacity of N words and block size of B words is to be designed. If it is designed as a direct mapped cache, the length of the TAG field is 14 ...
User Avatar
2 votes
2 votes
2 answers
4
LRU asked Nov 5, 2021
531 views
Applied Test Series
Consider the following memories with their miss rates and hit times Then the average memory access time is ______ (in ns)
Consider the following memories with their miss rates and hit times Then the average memory access time is ______ (in ns)
User Avatar
Link Copied!