Register

cache write policies..urgent*
closed

• closed by
260 views
0 votes
0 votes
closed as a duplicate of: Gate q-43_44

The cache memory hit ratios for read and write operations are 80% and 90% respectively.

If there is a miss then 2 word block is to be through from main memory to cache.

Consider 30% updations and the cache access time is 20ns/word and memory access time 100 ns/word. Then calculate the efficiency of write back and write through scheme

• closed by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
0 answers
2
eyeamgj asked Sep 15, 2018
173 views
self doubt write back cache
https://gateoverflow.in/35154/write-back-and-write-through every thing is clear but a doubt is tht why only the case of dirty bit is considered ...and why the case of clean bit is left while solving ??? and when to take both cases??should be explicitly mentioned in the question??
https://gateoverflow.in/35154/write-back-and-write-through every thing is clear but a doubt is tht why only the case of dirty bit is considered ...and why the case of cle...
User Avatar
1 votes
1 votes
1 answer
3
rahul sharma 5 asked May 20, 2017
925 views
[COA] Cache write through in hierarchical design
For hierarchical access and write-through,The average write time is given by: 1. Twt=H×Tmemory+(1−H)×(Tcache+Tmemory) 2. Twt=Tmemory Which one to refer in question?Can we ignore Tcache and use the second one? Please clarify?
For hierarchical access and write-through,The average write time is given by: 1. Twt=H×Tmemory+(1−H)×(Tcache+Tmemory)2. Twt=TmemoryWhich one to refer in question?Can ...
User Avatar
Link Copied!