Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
Test Series: COA
[closed]
ramakrushna
asked
in
CO and Architecture
Dec 28, 2021
closed
Dec 28, 2021
by
Arjun
215
views
0
votes
0
votes
closed as a duplicate of:
co
I need help in this one.
test-series
ace-test-series
co-and-architecture
ramakrushna
asked
in
CO and Architecture
Dec 28, 2021
closed
Dec 28, 2021
by
Arjun
by
ramakrushna
215
views
comment
Follow
share this
share
1 comment
by
Aditya_
commented
Dec 28, 2021
reply
Follow
share this
Refer:
https://gateoverflow.in/9632/Co
2
2
Please
log in
or
register
to add a comment.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
1
vote
1
vote
1
answer
1
Purple
asked
in
CO and Architecture
Jan 17, 2017
334
views
ace coa subject test
AFAIK "In direct we do specify the address of the operand right? Its just that we specify it in the instruction directly, ie hardcode the address in the instruction. In implied there is no address given since address is deduced from the operation itself." Is this right?
Purple
asked
in
CO and Architecture
Jan 17, 2017
by
Purple
334
views
test-series
ace-test-series
addressing-modes
1
vote
1
vote
1
answer
2
ramakrushna
asked
in
CO and Architecture
Dec 23, 2021
249
views
Test Series: ACE
How to approach this one?
ramakrushna
asked
in
CO and Architecture
Dec 23, 2021
by
ramakrushna
249
views
ace-test-series
co-and-architecture
test-series
pipelining
0
votes
0
votes
1
answer
3
Overflow04
asked
in
CO and Architecture
Sep 5, 2022
125
views
COA
Please Explain : “ sp content is incremented for stack going downward method and decrement for stack going upward method”
Overflow04
asked
in
CO and Architecture
Sep 5, 2022
by
Overflow04
125
views
co-and-architecture
stack
ace-test-series
0
votes
0
votes
1
answer
4
Souvik33
asked
in
CO and Architecture
Nov 23, 2022
141
views
Made Esy Test Series 2022 | COA | Subject wise Q.no 17
** MSQ ** Consider the following sequence of micro-operations (μO) on a system used for instruction fetch: Where MAR is memory address register, PC is program counter, MBR is memory buffer register and IR is instruction register. And ... the following μO's can execute parallely without conflict. μO2 and μO3 μO1 and μO3 μO4 and μO3 μO2 and μO4
Souvik33
asked
in
CO and Architecture
Nov 23, 2022
by
Souvik33
141
views
co-and-architecture
made-easy-test-series
multiple-selects
test-series
instruction-execution
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
All India GO Classes Mock test
NTA UGC NET JRF December 2022 Apply Online Form 2023
Life happens, just chill and do hardwork
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.8k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
AIMT is live now:...
It is at 9:30. Test Link will be available at...
@Deepak Poonia @Sachin Mittal 1 sir...
@mahendrapatel
Initially go classes planned on saturdays but...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
