1,032 views
1 votes
1 votes
Consider a 4-way set associative cache of 64 KB used in a 32-bit CPU, organized into 32-word blocks. System supports 64 GB RAM. Cache is designed with a write back protocol to handle the updation issues. In each line a valid bit is present to specify the status of a block. What is the size (in bits) of a tag directly in the cache controller?

Please log in or register to answer this question.

Related questions

0 votes
0 votes
1 answer
1
tishhaagrawal asked Dec 5, 2023
310 views
Can anybody explain why are they dividing the number of pages by page size?According to me, it should be – Page table size = Number of entries * entry sizei.e PT size =...
5 votes
5 votes
3 answers
3