in CO and Architecture
51 views
1 vote
1 vote
Consider a memory system that uses a 32-bit address to address at the byte level, plus a cache that uses a 64-byte line size. Assume a four-way set-associative cache with a tag field in the address of 9 bits. The total number of cache lines/ blocks in the cache are_____
in CO and Architecture
by
51 views

1 comment

moved ago by
Bits used to address a Byte in a Block=$6$

#of Sets=$32-9-6=17$

#of Lines=#sets*#lines/set=$2^{17}*4=512K$lines
5
5

Subscribe to GO Classes for GATE CSE 2022

Please log in or register to answer this question.

Related questions