Login
Register
@
Dark Mode
Profile
Edit my Profile
Messages
My favorites
Register
Activity
Q&A
Questions
Unanswered
Tags
Subjects
Users
Ask
Previous Years
Blogs
New Blog
Exams
Dark Mode
DAM cycle stealing
Pradip Nichite
asked
in
CO and Architecture
Jan 22, 2016
retagged
Nov 13, 2017
by
Arjun
360
views
0
votes
0
votes
How cycle stealing maximize i/o rate
co-and-architecture
dma
cycle
Pradip Nichite
asked
in
CO and Architecture
Jan 22, 2016
retagged
Nov 13, 2017
by
Arjun
by
Pradip Nichite
360
views
answer
comment
Follow
share this
share
0 Comments
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Previous
Next →
← Previous in category
Next in category →
Related questions
3
votes
3
votes
1
answer
1
Ashish Singh 3
asked
in
CO and Architecture
Sep 2, 2016
886
views
DMA CONTROLLER CYCLE STEALING
Please explain DMA cycle stealing mode with a timeline diagram. Does the DMA wait for 1 byte before aquiring the bus control and is this the same time when CPU utilizes the bus for it's own purpose ?
Ashish Singh 3
asked
in
CO and Architecture
Sep 2, 2016
by
Ashish Singh 3
886
views
co-and-architecture
dma
cycle
stealing
11
votes
11
votes
3
answers
2
prasitamukherjee
asked
in
CO and Architecture
Aug 9, 2016
14,764
views
Cycle Stealing(DMA)
In Cycle Stealing, does the DMA interrupt the processor everytime, or it uses the cycle while the processor remains unknown of the fact?
prasitamukherjee
asked
in
CO and Architecture
Aug 9, 2016
by
prasitamukherjee
14.8k
views
co-and-architecture
dma
cycle
2
votes
2
votes
0
answers
3
aditi19
asked
in
CO and Architecture
Dec 8, 2018
456
views
DMA Doubt
can someone explain what is preparation time in DMA exactly? and why is it multiplied by CPU cycle time in most of the questions here? does preparation time means that a word is brought into disk controller buffer from hard disk and it utilizes CPU? PS-DMA is giving me headaches!!!
aditi19
asked
in
CO and Architecture
Dec 8, 2018
by
aditi19
456
views
dma
co-and-architecture
cycle
burst-mode
1
vote
1
vote
0
answers
4
Raj Singh 1
asked
in
CO and Architecture
Jan 7, 2019
416
views
Cycle stealing mode when bus width is bigger than disk buffer
I was going through this problem: Consider a disk drive with the following specifications: 16 surfaces, 512 tracks/surface, 512 sectors/track, 1 KB/sector, rotation speed 3000 rpm. The disk is operated in cycle stealing mode ... empty the disk buffer. And only after 4B are there in intermediate buffer, we send it over system bus.
Raj Singh 1
asked
in
CO and Architecture
Jan 7, 2019
by
Raj Singh 1
416
views
dma
co-and-architecture
Subscribe to GATE CSE 2023 Test Series
Subscribe to GO Classes for GATE CSE 2023
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
DRDO Previous Year Papers
From Rank 4200 to 64: My Journey to Success in GATE CSE Exam
What are the key things to focus on during the final 10-15 days before the GATE exam to improve performance?
All India GO Classes Mock test
NTA UGC NET JRF December 2022 Apply Online Form 2023
Subjects
All categories
General Aptitude
(2.5k)
Engineering Mathematics
(9.3k)
Digital Logic
(3.3k)
Programming and DS
(5.8k)
Algorithms
(4.6k)
Theory of Computation
(6.7k)
Compiler Design
(2.3k)
Operating System
(5.0k)
Databases
(4.6k)
CO and Architecture
(3.8k)
Computer Networks
(4.6k)
Non GATE
(1.3k)
Others
(2.4k)
Admissions
(649)
Exam Queries
(842)
Tier 1 Placement Questions
(17)
Job Queries
(74)
Projects
(9)
Unknown Category
(853)
Recent Blog Comments
It's not a standard resource, don't follow them.
https://byjus.com/maths/diagonalization/
@amit166 can you share the reference of the...
Twist at every point Man
Diagonalization of a MatrixIf there is an...
Twitter
WhatsApp
Facebook
Reddit
LinkedIn
Email
Link Copied!
Copy
