#MemoryAccess

Subbu. asked Jul 23, 2022 • retagged Jul 23, 2022 by Shubham Sharma 2

217 views

0 votes

What is the difference between hit time and access time ?

What is the difference between access time and transfer time? In avg memory access..

Does access time includes transfer time ,that means access time =memory latency + transfer time??…

Note: Transferring about mm to cache .. don't include disk acces and transfer time..

CO and Architecture
co-and-architecture
cache-memory

+ –

Subbu. asked Jul 23, 2022 • retagged Jul 23, 2022 by Shubham Sharma 2

Subbu.

217 views

See all

3 3 Comments

raja11sep

commented Jul 28, 2022

Hit time → Time needed to find out whether the content is present in the cache or not, in case of a miss.

Access time → Time needed to fetch a word(data or instruction of a cell) from memory. The access time of cache memory is less than the access time of main memory.

Transfer time → Time needed to transfer content from memory to CPU and vice versa.

@Kabir5454 @Aditya_ plz check

1 votes

Kabir5454

commented Jul 28, 2022

@raja11sep Bro seems correct to me . Tag arjun sir to verify it once .

1 votes

raja11sep

commented Jul 28, 2022

@Arjun sir can you please verify.

0 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

1 votes

2 answers

Arjun asked Feb 16

2,087 views

GATE CSE 2024 | Set 1 | Question: 43
Consider two set-associative cache memory architectures: $\text{WBC}$, which uses the write back policy, and $\text{WTC}$, which uses the write through policy. Both of them use the $\text{LRU}$ (Least Recently Used) block ... write miss in $\text{WTC}$ always writes the victim cache block to main memory before loading the missed block to the cache

Consider two set-associative cache memory architectures: $\text{WBC}$, which uses the write back policy, and $\text{WTC}$, which uses the write through policy...

Arjun

2.1k views

Arjun asked Feb 16

CO and Architecture
gatecse2024-set1
co-and-architecture
cache-memory
multiple-selects

+ –

4 votes

1 answer

GO Classes asked Feb 5

439 views

GO Classes Test Series 2024 | Mock GATE | Test 14 | Question: 55
Consider the cache of size 512 bytes that is direct-mapped? Suppose the size of integer is 4 bytes and block size is 16 bytes. Assume cache is initially empty and all data except for the array x are stored in registers, and that the ... ) { sum += x[i]; } What is the miss rate for the above loop? (roundoff to two decimal places)

Consider the cache of size 512 bytes that is direct-mapped?Suppose the size of integer is 4 bytes and block size is 16 bytes. Assume cache is initially empty and all data...

GO Classes

439 views

GO Classes asked Feb 5

CO and Architecture
goclasses2024-mockgate-14
numerical-answers
co-and-architecture
cache-memory
page-fault
2-marks

+ –

6 votes

1 answer

GO Classes asked Jan 28

740 views

GO Classes Test Series 2024 | Mock GATE | Test 13 | Question: 54
Assume a cache memory with the following properties: The cache size $\text{(C)}$ is 512 bytes (contains $512$ data bytes) The cache uses an LRU (least recently used) policy for eviction. The cache is initially empty. Suppose that for the following ... cache? $\text{B}=4$ bytes $\text{B}=8$ bytes $\text{B}=16$ bytes None of the above.

Assume a cache memory with the following properties:The cache size $\text{(C)}$ is 512 bytes (contains $512$ data bytes)The cache uses an LRU (least recently used) policy...

GO Classes

740 views

GO Classes asked Jan 28

CO and Architecture
goclasses2024-mockgate-13
goclasses
co-and-architecture
cache-memory
2-marks

+ –

3 votes

2 answers

GO Classes asked Jan 21

518 views

GO Classes Test Series 2024 | Mock GATE | Test 12 | Question: 5
Suppose we have a four-way set associative physically addressed cache of size $256 \mathrm{KB}$ and $\text{16B}$ blocks, on a machine that uses $32$-bit physical addresses. How many bits will be used for the index?

Suppose we have a four-way set associative physically addressed cache of size $256 \mathrm{KB}$ and $\text{16B}$ blocks, on a machine that uses $32$-bit physical addresse...

GO Classes

518 views

GO Classes asked Jan 21

CO and Architecture
goclasses2024-mockgate-12
goclasses
numerical-answers
co-and-architecture
cache-memory
1-mark

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

3 3 Comments reply

Please log in or register to add a comment.

Please log in or register to answer this question.

0 Answers

Related questions

3 3 Comments