retagged by
2,209 views
4 votes
4 votes
A byte addressable system with 16-bit address lines with a 2-way set associative, write back cache with perfect LRU replacement. Assume 1 valid bit and 1 dirty bit maintains for each block. The tag store requires a total of 4352 bits of storage. What is the block size of the cache? [in bytes]
    retagged by

    1 Answer

    Best answer
    4 votes
    4 votes

    #Set=$2^{S}$

    #blocks=$2\times 2^{S}$.

    Tag size=Number of sets$\times$(associativity $\times$(tag bit+valid bit +dirty bit)+LRU bit).

    $4352 =2^{S}\times(2\times(t+1+1)+1).$

    $4352 =2^{S}\times (5+2t).$

    After solving.

    S=8 and t=6.

    $t+s+w=16$

    So $6+8+w=16$

    $w=2$

    Block size=$2^{2}=4B$

    selected by

    Related questions

    0 votes
    0 votes
    2 answers
    2
    Alakhator asked Oct 19, 2018
    694 views
    What is the number of multiplexers required in set associative mapping hardware ? Given set bits are S, tag bits are T and word bits are W.
    1 votes
    1 votes
    1 answer
    3
    3 votes
    3 votes
    1 answer
    4
    Shubhanshu asked Aug 5, 2017
    1,044 views
    Draw the diagram which shows the mechanism of fetching the data in 2-way set associative mapping using multiplexer, comparator, and encoder?