340 views
0 votes
0 votes

1 Answer

0 votes
0 votes

In RISC 5 Stage pipeline Register read is done at 2nd stage. i.e Instruction decode.

Also WB stage has half cycle for write and other half for register read.

So, considering this we will get 19 clock cycles. 

Related questions

1 votes
1 votes
1 answer
1
1 votes
1 votes
1 answer
2
LRU asked Jan 8, 2022
887 views
Consider the following sequence of instructions Add #20,R0,R1 Mul #3,R2,R3 And #$3A,R2,R4 Add R0, R2, R5 In all instructions, the destination operand is given last. Init...