302 views
0 votes
0 votes
In a 4-bit binary ripple counter, for every input clock pulse

(a) All the flip-flops get clocked simultaneously.

(b) Only one flip-flop get clocked at a time.

(c) Two of the flip-flops get clocked at a time.

(d)  All the above statements are false.

Please log in or register to answer this question.

Related questions

0 votes
0 votes
1 answer
1
Tuhin Dutta asked Nov 17, 2017
949 views
For a N-stage ripple carry counter which uses flipflops of propagation delay = P ns and clock period of C ns. Give the expression of the frequency of input signal?
2 votes
2 votes
1 answer
2
0 votes
0 votes
0 answers
3
snaily16 asked Jan 27, 2019
449 views
Consider the circuit given below. Assume initially flipflops are in reset state. What will be the mod of above digital circuit?
0 votes
0 votes
0 answers
4
Mk Utkarsh asked Jan 15, 2019
1,152 views
MOD-8 synchronous down counterMOD-8 asynchronous up counterMOD-10 asynchronous up counterMOD-8 asynchronous down counterPlease explain why it is down counter?