retagged by
52,083 views
113 votes
113 votes

We want to design a synchronous counter that counts the sequence $0-1-0-2-0-3$ and then repeats. The minimum number of $\text{J-K}$ flip-flops required to implement this counter is _____________.

retagged by

20 Answers

0 votes
0 votes

Answer is 3.

Question paper: https://engineering.careers360.com/sites/default/files/GATE-2016-S5-CS.pdf

Answer key: https://engineering.careers360.com/sites/default/files/GATE-2016-official-CS-1-AnsKey.pdf

I don't understand why some people are complicating the answer by saying we need to differentiate between the 3 0s. No we don't. The clock cycles are there to do that for us. In brief, the circuit would know in which clock cycle the FFs are. The 3 0s are occurring at cycle 1, cycle 3 and cycle 5. They're implicitly different.

0 votes
0 votes
Answer : 3

counts sequenc = 0−1−0−2−0−3

so , Mod of Counter = 6

Min No. of Flip-Flop required (x) =  ceil(log2(Mod of Counter))

x= ceil(log2(6))

x= 3
0 votes
0 votes
since the MOD of this problem is 6 because the nos of states this counter will sequence before coming to back original first state.

0-1-0-2-0-3-----sequence

1-2-3-4-5-6  MOD counting

hence the nos of FFs wil be 2^x>=6  which gives x>=3.

Hence​​​​​​​ MINIMUM nos of J-K flipflops required is 3.
0 votes
0 votes

What if we want to design the same using T FF and D FF.

How many minimum FFs are required?

Answer:

Related questions

34 votes
34 votes
9 answers
1
Sandeep Singh asked Feb 12, 2016
12,266 views
The $16\text{-bit}\;2's$ complement representation of an integer is $1111 \quad 1111 \quad 1111 \quad 0101;$ its decimal representation is ____________
2 votes
2 votes
1 answer
2
24 votes
24 votes
4 answers
3
Arjun asked Sep 22, 2015
3,373 views
Design a $3$-bit counter using D-flip flops such that not more than one flip-flop changes state between any two consecutive states.
24 votes
24 votes
7 answers
4