Register

two level cpu scheduling

1,750 views
1 votes
1 votes
36. Consider the following justifications for commonly using the two-level CPU scheduling :
I. It is used when memory is too small to hold all the ready processes.
II. Because its performance is same as that of the FIFO.
III. Because it facilitates putting some set of processes into memory and a choice is
made from that.
IV. Because it does not allow to adjust the set of in-core processes.
Which of the following is true ?
(A) I, III and IV (B) I and II
(C) III and IV (D) I and III
User Avatar

1 Answer

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
Nam14 asked Apr 5, 2023
537 views
Abraham Silberschatz, Greg Gagne, Peter B. Galvin - Operating System Concepts-Wiley (2018), PART TWO PROCESS MANAGEMENT, Chapter 5 CPU Scheduling, Pg. 202.
Please read below passage from 10th edition Operating System Concepts, pg. 202:5.1.3 Preemptive and Nonpreemptive SchedulingCPU-scheduling decisions may take place under ...
User Avatar
1 votes
1 votes
2 answers
2
nandini gupta asked Aug 26, 2018
1,141 views
Multi level queue Scheduling
Is the statement true or false? With a MLFQ scheduler, high priority jobs have longer time slices than low priority jobs.
Is the statement true or false?With a MLFQ scheduler, high priority jobs have longer time slices than low priority jobs.
User Avatar
1 votes
1 votes
2 answers
3
Na462 asked Aug 16, 2018
5,697 views
Two level of cache
Consider a two level cache system. For 100 memory references 20 misses in 1st level cache,10 misses in second level cache. Miss penalty from second level to memory is 40 cycles. if Total average = 7.6 cycles, then hit time of second level cache ? Assume hit time of second level cache is two times the first level cache? Ans. 4
Consider a two level cache system. For 100 memory references 20 misses in 1st level cache,10 misses in second level cache. Miss penalty from second level to memory is 40 ...
User Avatar
0 votes
0 votes
1 answer
4
mystylecse asked Sep 9, 2017
2,866 views
average memory access time for two level cache
Consider a two level cach system . For 100 memory references, 16 misses in the first level cach and 8 misss in the second level cache. Miss penalty from L2 cache to memory is 50 cycles. The hit time of L2 cach is 5 cycles and hit time of the L1 cache is 1 clock cycle. What is the average memory access time(in cycle)?
Consider a two level cach system . For 100 memory references, 16 misses in the first level cach and 8 misss in the second level cache. Miss penalty from L2 cache to memor...
User Avatar
Link Copied!