edited by
3,145 views
10 votes
10 votes

A processor that has carry, overflow and sign flag bits as part of its program status word (PSW) performs addition of the following two $2’s$ complement numbers $01001101$ and $11101001.$  After the execution of this addition operation, the status of the carry, overflow and sign flags, respectively will be

  1. $1, 1, 0$
  2. $1, 0, 0$
  3. $0, 1, 0$
  4. $1, 0, 1$
edited by

1 Answer

Best answer
16 votes
16 votes
1  1

     01001101

   +11101001

  -----------------

 1 00110110

carry flag=1        (extra bit out of msb)

overflow flag=0 (since both in carry out carry =1 and it is addition of -ve and +ve number so                                     overflow should be equals to 0)

                        (overflow bit =0 if both in carry out carry =0 or1 / addition of -ve and +ve number

                          & overflow bit =1 if either one of them is 1 and other is 0)

Sign bit =0  (since msb bit is 0)

therefore option B.
selected by
Answer:

Related questions

8 votes
8 votes
3 answers
1
24 votes
24 votes
3 answers
2
Ishrat Jahan asked Oct 31, 2014
14,441 views
The addition of $4-bit$, two's complement, binary numbers $1101$ and $0100$ results in$0001$ and an overflow$1001$ and no overflow$0001$ and no overflow$1001$ and an over...
24 votes
24 votes
5 answers
3
7 votes
7 votes
2 answers
4
go_editor asked Jun 14, 2016
5,629 views
Consider the following boolean function of four variables $f(w,x,y,z) = \Sigma(1,3,4,6,9,11,12,14)$, the function isIndependent of one variableIndependent of two variable...